Claims

What is claimed is:

- 1. A method of interconnecting cores in systems-on-chip, said method comprising the steps of:
- selecting at least two cores to be interconnected, each core having at least one associated pin;

automatically assessing the compatibility of at least one pin of at least one core with respect to at least one pin of at least one other core; and

automatically interconnecting said cores via establishing at least one connection

between at least one pair of compatible pins.

2. The method according to Claim 1, further comprising:

automatically assessing, subsequent to said interconnecting step, whether all pins are connected;

if at least two pins are not connected, thereafter applying a protocol to establish at least one additional connection between at least one additional pair of compatible pins.

10

- 3. The method according to Claim 1, further comprising, prior to said selecting step, classifying said cores and said pins in terms of predetermined properties.
- 4. The method according to Claim 3, further comprising, prior to said selecting step, encoding said properties as binary decision diagram variables.
- 5. The method according to Claim 4, wherein said assessing step comprises performing Boolean operations on said binary decision diagram variables to compare and match properties.
 - 6. The method according to Claim 3, wherein said assessing step comprises performing a compatibility check to determine whether the pins of a given pair of pins are compatible with respect to at least one given property.
 - 7. The method according to Claim 6, wherein said assessing step further comprises performing a matching check to determine whether the pins of a given pair of pins exhibit equivalent values associated with at least one given property.
 - 8. The method according to Claim 1, further comprising:
- subsequent to said interconnecting step, automatically verifying whether the pins in at least one interconnected pair of pins have matching pin properties.

9. The method according to Claim 8, further comprising:

prior to said verifying step, establishing a list of pin properties for which a match between the pins in at least one pair of pins is required;

said verifying step comprising the step of referring to said list of pin properties to

determine whether the pins in at least one interconnected pair of pins have matching pin
properties.

10. A system for interconnecting cores in systems-on-chip, said system comprising:

a selector which selects at least two cores to be interconnected, each core having

at least one associated pin;

an assessing arrangement which automatically assesses the compatibility of at least one pin of at least one core with respect to at least one pin of at least one other core; and

a connecting arrangement which automatically interconnects said cores via establishing at least one connection between at least one pair of compatible pins.

11. The system according to Claim 10, further comprising a classifying arrangement which classifies said cores and said pins in terms of predetermined properties.

5

15

- 12. The system according to Claim 11, further comprising an encoding arrangement which encodes said properties as binary decision diagram variables.
- 13. The system according to Claim 12, wherein said assessing arrangement is adapted to perform Boolean operations on said binary decision diagram variables to compare and match properties.
- 14. The system according to Claim 11, wherein said assessing arrangement is adapted to perform a compatibility check to determine whether the pins of a given pair of pins are compatible with respect to at least one given property.
- 15. The system according to Claim 14, wherein said assessing arrangement is

 further adapted to perform a matching check to determine whether the pins of a given pair
 of pins exhibit equivalent values associated with at least one given property.
 - 16. The system according to Claim 10, further comprising a verifying arrangement which verifies, subsequent to interconnecting, whether the pins in at least one interconnected pair of pins have matching pin properties.
 - 17. The system according to Claim 16, wherein said verifying arrangement is adapted to refer to a predetermined list of pin properties to determine whether the pins in at least one interconnected pair of pins have matching pin properties.

18. A program storage device readable by machine, tangibly embodying a program of instructions executable by the machine to perform method steps for interconnecting cores in systems-on-chip, said method comprising:

selecting at least two cores to be interconnected, each core having at least one
associated pin;

automatically assessing the compatibility of at least one pin of at least one core with respect to at least one pin of at least one other core; and

automatically interconnecting said cores via establishing at least one connection between at least one pair of compatible pins.

10